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Message Sequence Charts (MSCs) are an appealing visual formalism mainly used in 
the early stages of system design to capture the system requirements. However, if we 
move towards an implementation, an executable specifications related in some fashion 
to the MSC-based requirements must be obtained. The main difficulty here is that the 
inter-object interactions described in forms of MSCs must be synthesized as 
executable specifications given in terms of intra-object behaviors. A. Roychoudhury 
and P. S. Thiagarajan proposed an executable formalism called Communicating 
Transaction Processes (CTP) that uses MSCs to construct executable specifications in 
a more direct way. The proposed CTP model uses high-level transition systems to 
capture the control flow of the system components (agents) and MSCs to describe the 
non-atomic component interactions. This model is amenable to formal verification. In 
this thesis, we present a verification study based on the proposed CTP model. We have 
contributed significantly to the following tasks in this respect. Firstly, the syntax to 
specify the CTP model has been formulated. The CTP model is described in a textual 
input file using that syntax. Secondly, a translator that translates the CTP specifications 
into Symbolic Model Verifier (SMV) programs has been constructed. Thirdly, we have 
modeled the major features of the AMBA bus protocol though CTP model. This model 
has been translated into SMV program using CTP-SMV translator. Finally, automatic 
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Message Sequence Charts (MSCs) are an attractive visual formalism used in the early 
design stages to capture system requirements. MSCs and a related formalism called 
High-level Message Sequence Charts (HMSCs) have been standardized [1] for 
specifying telecommunication software. A version of MSCs called Sequence Diagrams 
are also a behavioral diagram type used in the UML standard [2]. These uses of MSCs 
are mainly in capturing the system requirements. However, if we move towards an 
implementation, an executable specification related in some fashion to the MSC-based 
requirements must be obtained. The main difficulty here is that the inter-object 
interactions described in forms of MSCs must be synthesized as executable 
specifications given in terms of intra-object behaviors as identified in [3]. This is a 
difficult problem and it has been studied in various limited contexts [3, 4, 5, 6].  
       A method of using MSCs to construct executable specifications in a more direct 
way is proposed by A. Roychoudhury and P.S. Thiagarajan in [7].  The main idea 
behind their work is to use traditional methods to capture the control flow of the 
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system components while using MSCs to describe the non-atomic component 
interactions. Among the various possibilities for describing the control flow in a multi-
component system, they choose the well-known model of synchronized product of 
transition systems; a network of labeled transition systems that synchronize on 
common actions. Their model is known as Communicating Transaction Processes 
(CTP). The strategy of striking a balance between control flow and component 
interactions yields a model which is flexible, powerful and at the same time amenable 
to formal analysis and synthesis. Their work is closely related to the formalism of Live 
Sequence Charts (LSC) [8] due to Damm and Harel in which the component 
interactions are elaborated in a powerful way using the LSC language while the control 
flow information is completely suppressed.  
       We present a verification study based on CTP model in this thesis. To do this, we 
have contributed significantly to the following main tasks. First, the syntax to specify 
the CTP model has been formulated. The CTP model is then described in a textual 
input file. Secondly, a translator that translates the CTP specifications into SMV 
programs has been constructed. Thirdly, we have modeled the major features of the 
AMBA bus protocol though CTP model. This model has been translated into SMV 
program using CTP-SMV translator. Finally, we have used this SMV program in order 
to verify some properties of AMBA bus protocol automatically.  
       The remaining parts of this thesis are organized in the following way. In chapter 2, 
we present some background knowledge on MSCs, Event Structures (ES), SMV and 
Computation Tree Logic (CTL). The specification to be verified through SMV is 
written using CTL. In chapter 3, we describe the CTP model with an example. The 
CTP-SMV translator is discussed in chapter 4. We model the AMBA bus protocol in 
chapter 5. The verification of this protocol via SMV is presented in chapter 6 before 
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In this chapter, we describe some background knowledge related to the CTP model and 
verification issue. We narrate briefly Message Sequence Charts (MSCs), Event 
Structures (ES), Computation Tree Logic (CTL) and Symbolic Model Verifier (SMV). 
The definitions and notions discussed in this chapter will be used in the following 
chapters.  
 
2.1 Message Sequence Chart (MSC) 
Message Sequence Charts (MSCs) are an attractive visual formalism that is often used 
in the early stage of system design to specify the system requirements. A main 
advantage of an MSC is its clear graphical layout which immediately gives an intuitive 
understanding of the described system behavior [9]. MSCs are particularly suited to 
describe the distributed telecommunication software [10, 11]. The wide ranges of use 
of MSCs are usually in the distributed systems and in a number of software 
methodologies [11, 12, 13]. In a distributed system, MSCs mainly concentrate on the 
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exchange of messages among various processes and their environments as well as 
some internal actions in these processes. MSCs are also known as object interaction 
diagrams, timing sequence diagrams and message flow diagrams.   
       In MSCs, the executing processes are shown by the vertical lines; these processes 
communicate through an explicit message passing (send-receive) among them shown 
by horizontal or downward sloped arrows. The head of the arrow indicates the event 
message-receiving and the opposite end indicates the event message-sending. Each 
send-receive event (horizontal or downward sloped line) is labeled by the message 
identifier. For more clear understanding, the MSC may also contain necessary data 
attributes as part of the message exchanged. A simple MSC is shown in the following 










       Time flows downward in each vertical line of MSCs.  So, in this MSC, the 
sequences of actions in process ‘CPU’ and ‘Memory’ are {sending request, receiving 
+ve acknowledgement, sending address a and receiving value of address a} and 
{receiving request, sending +ve acknowledgement, receiving address a, an internal 
action v: = lookup(a) and sending value v} respectively. These orderings cannot be 












Figure 2.1 A Message Sequence Chart 
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is assumed. Every process of the MSC is assumed to contain a message queue to store 
the incoming messages and another message queue to store the outgoing messages. 
Each MSC is associated with a ‘guard’ . The MSC is executed when its guard is true. 
The guard is composed by predicates over the variables of the processes in the MSC 
connected by the logical connectives.  
       Let us discuss MSCs with its formal definition. Assume that P is the finite set of 
processes, M is the finite set of messages and A is the finite set of internal actions. For 
each Pp ∈ , a set of events the process p takes part in is defined by ∑p = {<p!q, m> | 
p≠q, q∈ P, m∈ M}∪{<p?q, m> | p≠q, q∈ P, m∈ M}∪{<p, a> | a∈ A}.The meanings 
of >< mqp ,! , >< mqp ,?  and >< ap, are ‘process p sends message m to process q’ , 
‘process p receives message m from process q’  and ‘process p performs internal action 
a’  respectively. We set ∑ = Pp∈ ∑p and let βα ,  range over ∑. Assume a set of 
channel }|),{( qpqpCh ≠=  and let c, d range over Ch. A ∑-labeled poset is a 
structure ),,( λ≤= ES where ),( ≤E is a poset and ∑→E:λ  is a labeling function. Here 
E is a finite set of events and ≤ is a partial order which is reflexive, transitive and anti-
symmetric. For any event }|{, 11 eeeeEe ≤=↓∈ where ee ≤1  means that the 
event e1 occurs before event e. For Pp ∈ and a∈∑, let Ep = {e | λ(e) ∈ ∑p} 
and }.)(|{ aeeEa ∈= λ For channel c, let the relation qpeqpeeeRc ?)(,!)(|),{( 11 === λλ  
and |}.||| ?1! qpqp EeEe ∩↓=∩↓ For a process Pp ∈ , the relation is ≤∩×= )( ppp EER . 
The R
c
-edge across the processes are depicted by the horizontal or downward sloped 
edges- as for example in MSC shown in Figure 2.1, 20),(10 eRe MemoryCPU .  
 
 
Definition of MSC: An MSC (over P) is a finite ∑-labeled poset ),,( λ≤= ES  that 
Definition 2.1 Definition of MSC 
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satisfies the following conditions [14]: 
1. For every Pp ∈ , Rp is a linear order.  
2. For every Pqp ∈},{  and qp ≠ , |||| ?! pqqp EE =  i.e. no lifeless 
communication edge exists in MSC that means the number of sent 
messages equals the number of received messages. 
3. *)( Chp RR ∪≤=  where pPpP RR ∈=   and cChcCh RR ∈=   i.e. the partial 
order of MSC is its visual order; deduced by linear orders of 
participating processes and the sent-receive order of the messages. 
 
      The )(Sagents is the set of agents (processes) taking part in the MSC 
),,( λ≤= ES defined as }.|{)( φ≠= pEpSagents   
 
2.2 Event Structures 
Some basic knowledge on Event Structures (ES) is needed to understand the 
operational semantics of CTP model. In this section, ES with example as well as the 
way to build the Transition System (TS) from the ES are discussed. This section is 
mainly based on [15].  
 
 
Definition of Event Structure: An Event Structure (ES) is a partial order of event 
occurrences with a binary relation called conflict relation. An ES is a triple 
)#,,( ≤= EES where  
• E is a set of events. 
• ≤  EE ×⊆  is a partial order which is reflexive, transitive and anti-
Definition 2.2 Definition of Event Structures 
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symmetric. It is called causality relation. 
• #  EE ×⊆  is a irreflexive and symmetric binary relation called the conflict 
relation. The conflict relation (#) is inherited through the causality relation 
( ≤ ) in the sense: suppose 21 #ee  and 32 ee ≤ then 31 #ee .  
 
       ES represents computations involving the single occurrences of the events in E. 
For any Eee ∈1, , if 1ee ≤  then in any computation, 1e can happen only after e 
happens. If 1#ee then both e and 1e can never happen in a computation. A graphical 








    
        
       In Figure 2.2, some of the members of the causality relation are 31 ≤ , 53 ≤ , 2 ≤ 3, 
2 ≤ 4, 64 ≤ . As the causality relation is reflexive, so also 1 ≤ 1, 2 ≤ 2, 3 ≤ 3 etc. are in 
the causality relation. Again for the transitivity, 1 ≤ 5, 2 ≤ 6 etc. are in this relation. 
The conflict relation is shown by the squiggly line as shown in Figure 2.2 between 3 
and 4. So, 3 # 4 is in the conflict relation. As the #-relation is symmetric, 4 # 3 is also 
in #. Thus, both of 3 and 4 cannot occur in same computation. Again, #-relation is 







Figure 2.2 An Event Structure 
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       By associating a Transition System (TS) with the ES, the computations in ES can 
be brought out more precisely.  For this, the following derived relations and extra 
notions are required. For )#,,( ≤= EES  and Eee ∈1, : 
• 1ee <  if 1ee ≤  and 1ee ≠ e.g. 1<5, 2<5 etc. 
• e   e1 iff 1ee <  and for each Ee ∈2 , 12 eee ≤≤  implies 2ee =  or 12 ee = . For 
instance, 1   3 etc. 
• e co 1e iff eeee ≤≤ 11,  and 1#ee . For example, 1 co 2. 
• }.|{ 11 eeee ≤=↓ e↓ is called downclosure of e. As for example 
}.4,2{)6( =↓ Generalizing, if EX ⊆  then }|{ XeeX ∈↓=↓  . 
• 1# ee µ  iff )},{(#)( 11 eeee =∩↓×↓ . µ# is known as minimal conflict relation. 
For example µ# = {(3, 4), (4, 3)}. 
• EC ⊆ is a configuration iff CC =↓ and φ=∩× #)( CC . As for example, 
}3,2,1{ is a configuration but {2, 6} or {2, 3, 4} is not. Let C be a configuration 
and Ee ∈ , then e is enabled at C iff Ce ∉ and }{eC ∪ is a configuration. As 
for example, {1, 2} is a configuration and both 3 and 4 are enabled at {1, 2} 
but 5 is not enabled at this configuration as {1, 2, 5} is not a configuration. 
       Before proceeding to describe the method of constructing the transition system 
associated with the event structure, let us define the transition system.  
 
 
Definition of Transition System: A transition system is a structure 
),,( 0 RSSTS = where- 
•  S  is a finite set of states 
• SS ⊆0  is the set of initial states 
Definition 2.3 Definition of Transition System 
< . 
<.     
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• SSR ×⊆ is a transition relation. R must be total that is for every s in S there 
exists 1s  in S such that ),( 1ss  is in R i.e. SsSs ∈∃∈∀ 1 , Rss ∈),( 1 .  
 
 
Definition of Transition System associated with ES: A transition system associated 
with the event structures is a structure ),,,( inqAQTS ⇒= where 
• Q is a set of states 
• A is a set of actions 
• QAQ ××⇒⊆ is a transition relation.  
• Qqin ∈ is the initial state. 
Let ESC be a set of configurations of ES. The transition relation is defined by 
CECES ××⊆⇒ via ESES ceceicc ∈⇒⇒ ),,.(.( 11 iff e is enabled at c and }.{1 ecc ∪=  
 
       Using the rules to construct the transition system stated above, the corresponding 
TS for the ES of Figure 2.2 is shown in Figure 2.3. This is all about ES that is useful in 





















Figure 2.3 Transition System associated with the ES in Figure 2.2. 
 
Definition 2.4 Definition of Transition System associated with ES 
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2.3 CTL  
SMV uses CTL to specify the properties to be verified. In this section, a brief 
description of CTL is stated. 
       Atomic propositions, standard boolean connectives of propositional logic and 
temporal operators all together are used to build the CTL formulae. If AP is a finite set 
of atomic propositions then- 
• APp ∈ is a formula. 
• if ϕ is a formula then ~ϕ is also a formula. 
• if ϕ and ϕ1 are formulae then ϕ ∨ ϕ1 is also a formula. 
• if ϕ is a formula then EX(ϕ), AX(ϕ), EF(ϕ), AF(ϕ), EG(ϕ) and AG(ϕ)  are 
also formulae. 
• if ϕ and ϕ1 are formulae then EU(ϕ, ϕ1) and AU(ϕ, ϕ1) are also formulae. 
       Each temporal operator is composed of two parts: a path quantifier (universal (A) 
or existential (E)) followed by a temporal modality (F, G, X, U). There are generally 
many execution paths (the sequences) of state transitions of the system starting at any 
state. The path quantifier indicates whether the modality defines a property that should 
be true of all those possible paths (denoted by universal path quantifier A) or whether 
the property needs to hold only on one path or on some paths (denoted by existential 
path quantifier E). The temporal modalities describe the ordering of events in time 
along an execution path and have the following meanings. 
• ΦF  (read as “ ’’Φ  holds sometime in the future”) is true in a path if there exists 
a state in that path where formula ’’Φ  is true. 
• ΦG  (read as “ ’’Φ  holds globally”) is true in a path if ’’Φ  is true at each and 
every state in that path.  
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• ΦX  (read as “ ’’Φ  holds in the next state” ) is true in a path if ’’Φ  is true in the 
state reached immediately after the current state in that path.  
• ϕUΦ  (read as “ ’’Φ  holds until ’’ϕ  holds” ) is true in a path if ’’ϕ is true in 
some state in that path, and ’’Φ  holds in all preceding states.  
 
       Generally a system to be verified is modeled as a Kripke structure. A Kripke 
structure ),,,,( 0 LAPRSSK = consists of a transition system ),,( 0 RSSTS = with 
atomic proposition (AP) and a labeling function L that labels each state with a set of 
atomic propositions that are true in that state i.e. ‘p is true at state s if )(sLp ∈ ’ . The 
semantics of the CTL operators are stated below: 
• )(|, Ψ= EXsK iff there exists a state 1s such that 1ss →  and Ψ=|, 1sK .  It 
means that the state s has a successor state 1s at which Ψ holds. 
• ),(|, 21 ΨΨ= EUsK  iff there exists a path  ........., 10 ss from s and 0≥k such 
that: 2|, Ψ=kK  and if kj <≤0 , then 1|, Ψ=jK . 
• ),(|, 21 ΨΨ= AUsK  iff for every path ........., 10 ss  from s there exists 0≥k such 
that: 2|, Ψ=kK  and if kj <≤0 , then 1|, Ψ=jK .  
• :)(ΨAX  It is not the case there exists a next state from the current state at 
which Ψ does not hold i.e. for every next state Ψ holds. 
• :)(ΨEF  There exists a path from s and 0≥k  such that: .|, Ψ=kK  
• :)(ΨAG  It is the case that for every path from s and for every 0≥k , .|, Ψ=kK  
For all the states, Ψ holds. 
• :)(ΨAF  For every path from s, there exists 0≥k  such that: .|, Ψ=kK  
• :)(ΨEG  It means that there exists a path ........., 10 ss from s such that, for 
every 0≥k , .|, Ψ=kK   
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2.3.1  Specification of properties in CTL 
In this section, some examples of common constructs of CTL formula to specify the 
specifications of the systems in verification are stated. These are the followings: 
• :)( yx AFAG → For all reachable states (AG), if x is asserted in the state, then 
always at some later point (AF), we must reach a state where y is asserted.  
• )( xAFAG : The proposition x holds infinitely often on every computational 
path. 
• :)( xEFAG  From any reachable state, there must exist a path starting from that 
state that reaches a state where x is asserted. In other words, it must always be 
possible to reach the start where x holds.  
• :))(( yxx UAAG → It is always the case that if x occurs in any state, then 
eventually y is true, and until that time, x must continue to be true.  
• AXAG →x( AX :)yAX Whenever x occurs, y will occur within three clock 
cycles. 
• :)( xx AXAG →¬  If x does not hold in any reachable state, x holds 
immediately after that state. 
• EXEFEXEXEF ∧→∧∧ yxxx ())(( :)zEX  If it is possible for x to be 
asserted in three consecutive states, then it is also possible to reach a state 
where y is asserted and from there after two more steps a state where z is 
asserted.  
• :)( yx ∧¬EF  It is possible to get to a state where y holds but x does not hold.   
2.4 Symbolic Model Verifier (SMV) 
Symbolic Model Verifier (SMV) [16] is a formal verification tool. It is used for 
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checking finite state systems ranging from completely synchronous to completely 
asynchronous. In SMV, the Computation Tree Logic (CTL), one kind of temporal 
logics is used to state the specifications of the system to be verified. The CTL permits 
a rich class of temporal properties like safety, fairness, liveness etc. to be specified in a 
concise syntax. SMV verifies the stated specifications investing all the possible 
behaviors of the system i.e. this is in contrast to a simulator, which only verifies the 
behavior of the system for the provided vectors. 
       A SMV specification consists of a collection of properties each of which may be 
as simple as a statement that a particular pair of signals are never asserted at the same 
time, or it might state some complex relationship in the values or timing of the signals. 
SMV allows concise specifications about temporal relationships between signals, and 
can automatically be verified. SMV uses the Binary Decision Diagram (BDD)-based 
(BDD is a rooted, directed acyclic graph) symbolic model checking algorithm to 
effectively and efficiently find out if the system specifications are satisfied or not. If a 
spcification is not satisfied by the model, SMV automatically produces a 
counterexample. For this, SMV is a very effective debugging tool as well as a formal 
verification system. In the following sections, the input language of SMV and the CTL 
formula are described. 
 
2.4.1 Input language 
The input language of SMV mainly shows the transition relations and the 
specifications to be verified of the finite model. The model is a Kripke structure, 
whose state is defined by the set of state variables. These state variables may of 
boolean or scalar type. The value of the scalar variable is encoded by the interpreter 
using a collection of boolean variables. In this section, a brief discussion of the SMV 
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input laguage is stated. Let us describe the input language of SMV with the following 





  s1: {idle, trying, critical_section}; 
  s2: {idle, trying, critical_section}; 
  turn: boolean; 
  proc1: process pr(s1,s2,turn,0); 
  proc2: process pr(s2,s1,turn,1); 
  init (turn):=0; 
                        safety: assert G !((s1=critical_section) & (s2=critical_section)); 
                        fair1: assert  !(s1=critical_section); 
             fair2: assert !(s2=critical_section); 








                            next(st1):={idle, trying}; 
                           } 
                           st1=trying & st2=idle: { 
                            next(st1):={critical_section}; 
} 
     st1=trying & st2=trying & turn=myturn: { 
                            next(st1):={critical_section}; 
                      } 
     st1=critical_section: { 
                          next(st1):={critical_section, idle}; 
                    } 
   turn=myturn & st1=critical_section : { 
                        next(turn):=!turn; 
                    } 
  }   
} 
 
Program 2.1 An example of SMV program 
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       In this example, two processes are trying to access a shared resource which is turn-
based. Each process has three status variables such as idle, trying and critical_section. 
The variable idle stands for ‘the process is neither trying to access the shared resource 
nor is using the resource currently’ . The status variable trying means that the process is 
trying to access the shared resource (entering the critical_section) while the status 
variable critical_section stands for ‘the process is currently in the critical section i.e. is 
using the shared resource’ .   
       In the given example, the variable turn is boolean type and the variable s1 and s2 
are scalar each of which can take any of the symbolic values idle, trying or 
critical_section. SMV allows reusable modules. The variable can also be defined as 
the instance of a user defined module. In this example, the module pr is instantiated 
twice, with the names proc1 and proc2. This module is with four formal parameters 
namely st1, st2, turn and myturn.  
       The transition relation of the Kripke structure, and its initial state are determined 
by a collection of parallel assignments. In the main module of the example, the initial 
value of the variable turn is set to 0 and in the module pr, the initial value of st1 is set 
to idle. The next value of the variable st1 is determined by the current state of the 
system by assigning it the value of the expression as shown below: 
st1=idle: { 
                            next(st1):={idle, trying}; 
                           } 
                           st1=trying & st2=idle: { 
                            next(st1):={critical_section}; 
} 
     st1=trying & st2=trying & turn=myturn: { 
                            next(st1):={critical_section}; 
                      } 
     st1=critical_section: { 
                          next(st1):={critical_section, idle}; 
                    } 
 
If st1=idle is true then the result of the expression is a set {idle, trying} i.e. either of 
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idle or trying may be the next value. When a set like this is assigned to a variable, the 
result is a non-deterministic choice among the values in the set. Non-deterministic 
choices are useful to describe systems which are not still fully implemented (i.e. where 
some design choices are left to the implementor) or abstract models of complex 
protocols, where the value of some state variables can not be completely determined 
[16]. When st1=trying and st2=idle then the next value of st1 is set to critical_section. 
There are more two conditions for the state transition as we see above.  
       In verifying concurrent systems, it is often necessary to introduce some notion of 
fairness. For example, we may wish to avoid those executions in which one of the two 
processes is in critical section forever when the other is trying or is idle forever. So, in 
this regard, we need to add some fairness constraints that rule out the undesired 
executions. A fairness constraint is an arbitrary set of states, usually described by the 
formula of the logic. A fairness condition P (provides some states) restricts the system 
to only those paths where P (the states provided by the formula P) is asserted infinitely 
often. There are two fairness constraints in the given example and those are stated in 
fair1 and fair2 where these give a set of states that must be visited infinitely often. 
Thus they rule out the executions where either of the processes in infinitely in the 
critical section i.e. uses the shared resource forever. To tell SMV to use these fairness 
constraints when proving the safety property (the two processes are never 
simultaneously in their critical section), we write using fair1, fair2 prove safety;. It 
means that the fairness fair1 and fair2 are used to check the safety property. 
       A keyword DEFINE can be used to assign the the value of the expression to a 
variable that need not to be defined as a variable. The DEFINE is equivalent to 
declaring a variable and assigning its value. Using DEFINE keyword, it is not possible 































The CTP Model 
 
The CTP model, mainly based on MSCs is an executable specification mechanism 
proposed by A. Roychoudhury and P.S. Thiagarajan. The idea behind the CTP model 
is to use the traditional methods to capture the control flow of the system components 
while using MSCs to describe the non-atomic component interactions. We describe the 
CTP model with example in this chapter. The material stated in this chapter is based on 
[7].  
 
3.1 The CTP Model 
The CTP model is composed of a finite set of processes each of which is a system 
component and performs a list of transaction schemes. A transaction scheme is the 
unit of interactions among different processes and consists of a guarded choice 
between a set of transactions where a transaction is modeled as an MSC.  
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       The CTP model captures non-atomic inter-process communications. However, to 
be amenable to effective distributed implementation, this is combined with notations 
for describing intra-process control flow. As for an example, let us consider the 
specification shown in Figure 3.1. A rectangle symbol on the vertical line indicates an 
internal action and the circle denotes the control state of a process. Each process 
interacts with the others and performs some internal actions. This is done repetitively.  
It is noticeable that the inter-process interactions and the internal actions are separated 
into distinct units. A number of processes P will be involved in the execution of a 
chart. A process p that takes part in this execution might next participate in the 
execution of a chart involving a different set of processes, say Q. 
 
 










       The organization of interactions into the different units is mainly upto the 
convenience of the designers. For instance, the internal actions a and b could also to be 
part of the MSC involving processes p and c in Figure 3.1. It is noticeable that the 
example shown in Figure 3.1 is basically a Petri net where the net (the circles in the 
figure) contains the local control states of the process. The transition contained in the 
net is actually a collection of MSCs at the refined level. A specific execution of the 
high level transition is an abstraction of the activity in which one of the MSCs 
b 
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associated with the high-level transition is selected and executed. In the example of 
Figure 3.1, each net transition has a single MSC associated with it. Note that an 
internal action like a and b is a degenerate MSC involving just one process executing 
just one action (internal). When there are more than one MSC, then the choice of the 
MSC to be executed depends on the value of the local variables of the processes. This 
is illustrated in Figure 3.2. The selection is determined by the value of the variable free 
associated in b. If b.free does not hold once control reaches s1, t1 respectively, MSC 











       Generally, the selection of which MSC will be executed at a specific net transition 
is a distributed one. Assume that one particular net transition contains the MSCs 
shown in Figure 3.3. The MSC1 is ruled out once the variable data of process p1 is 
true. At this stage, it is not possible to say which of the remaining two MSCs (MSC2 
and MSC3) will be executed. It is dependent on the value of variable free in process b. 
If free is true then MSC3 will be selected for execution, MSC2 otherwise. As shown in 
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Process p1 Process b 
Figure 3.2 Choice of Inter-process communication 
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referred as a pre-condition). This guard is composed of propositions belonging to the 










3.2 The Definition of the CTP Model 
Before proceeding to define the CTP model, let us assume some notations. Let P is a 
finite set of processes and let p, q range over P. Let us fix a finite set of labels Γ  and a 
family { Ppp ∈Γ } with each pΓ a subset of Γ and Γ=Γp . This induces the 
function }|{)( pploc Γ∈= γγ  which assigns to every label in Γ  the set of agents 
(processes) that participate in the execution of that action. If }{)( ploc =γ thenγ  is 
called p-local action. The members of γ  are treated as abstract action labels in the first 
step where the control flow model is defined. In the second step they will be 
interpreted as transaction schemes and further elaborated. The set of actions (abstract) 
that the process p will take part in is denoted by pΓ .  
nd 
p1 
  b 




  b 
MSC 2 
no 








p1 b mc 
freebdatap ..1 ∧  
MSC 3 
Figure 3.3 Distributed nature of choice in a transaction 
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       Let pAP be a finite set of atomic propositions for each p and let pPp APAP ∈=   to 
be used to build the guards of the MSC. If P∈ρ then we let .pp APAP ρρ ∈=   By 
convention, we shall write PAP as AP. Each subset of ρAP  will be called ρ -valuation. 
In the case where }{p=ρ is a singleton, we will write p-valuation instead of {p}-
valuation. 
       For each p let ),,,,(
,inpppppp VinitSTS →Γ= be a finite-state transition system 
over pΓ with an initial p-valuation where  
• pS is a finite set of states 
• pp Sinit ∈ is the initial state 
• pppp SS ×Γ×⊆→ denotes the transition relation and  
• pinp APV ⊆, is the initial valuation of the atomic propositions in pAP . 
Here in control flows in which the choices as to which transaction scheme that p will 
participate in decided locally by p (free choice). Further, to avoid notational clutter, 
each member of pΓ  is the label of at most one transition in pTS should be guaranteed. 
These two restrictions can be formalized as follows and it is assumed that each pTS  
satisfies these two restrictions. 




ss p→γ  and 21 ss ≠ then γ  and ’γ are p-local actions. In 
other words, }.{)’()( plocloc == γγ  
• If 21 ss p→
γ
 and 43 ss p→
γ then 31 ss =  and .42 ss =  
       Now let us define Product Transition System and Transaction Schemes before the 






Definition of Product Transition System: A product transition system over 
Pppp AP ∈Γ }),({  is denoted as PppTS ∈}{  where each ),,,,( ,inpppppp VinitSTS →Γ=  is 
as specified above. This product transition system is defined to be the transition system 
with an initial valuation given by ),,,( inVinitS ⇒ where: 
• ∏ ∈= Pp pSS  
• ∏ ∈= Pp pinitinit  
• ’ss ⇒  iff )(’)( psps →γ  if )(γlocp ∈  and )(’)( psps = otherwise. The 
notation s(p) denotesAP local state of process p in global control state s. 
• inpPpin VV ,∈=   
 
       Now let us define Transaction Scheme. A Transaction Scheme is a collection of 
transactions where a transaction is modeled as a MSC. An execution of a transaction 
scheme chooses one its transactions depending on the current values of the variables of 
the processes taking part in the scheme. For instance, let there are two processes in a 
transaction scheme namely cpu and bus. There may be at least two transactions in the 
transaction scheme in this example. In the first one, the cpu requests and gets a positive 
acknowledgement from bus to transfer data through bus followed by a set of data 
transfer operations. In the other transaction, a negative acknowledgement from bus as 
it is currently busy and thus no data transfer from cpu occurs.  Below is the formal 
definition of Transaction Scheme. 
 
 
Definition of Transaction Scheme: A Transition Scheme γ  is a finite collection of 
γ  
Definition 3.1 Definition of Product Transition System 
 
Definition 3.2 Definition of Transition Scheme 
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guarded MSCs .]}:{[ 1kiii ChI =  Each iCh is an MSC over ).,,( AMP Each iI is of the 
form ipChagentsp Ii )(∈Λ  where ipI is a propositional logic formula built from the 
propositions in .pAP   
       Now let us finally turn to the formal definition of the CTP model. 
 
 
Definition of the CTP System Model: A CTP is a product transition system PppTS ∈}{  
over ),( PΓ where Γ is a finite set of transition schemes over ).,,( AMP Further, for 
each Γ∈γ , ).()( γγ locagents =  
 
       Here )(γloc is as before whereγ  is viewed as an abstract action label in high level 
product transition system whereas )(γagents is the set of agents (processes) 
participating in some transactions associated with the transaction schemeγ . More 
precisely, if ki
ii ChI 1]}:{[ ==γ  then ).()( ,......,3,2,1 ini Chagentsagents == γ Thus the 
restriction in the above says that the processes participating in the high level transition 
in the control flow model are the same as the processes participating in the transaction 
scheme associated with this high level transition. This is still a generous restriction in 
that the distribution of the transactions across the various transaction schemes can be 
reorganized according to the need of the designer.  
 
3.3 An Example of the CTP Model 
Consider two processors p1 and p2 are communicating with a shared memory via a 
bus. The bus controller (denoted by b) serves as the scheduler for the access of the bus 
and serializes the bus access requests by p1 and p2. The memory controller mc 
Definition 3.3 Definition of CTP Model 
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provides the data (content of a particular address) to the processors for read requests 
and commits data (into a particular address) for write requests. The control flow of the 
CTP system model for this is shown in Figure 3.4 where the transition is labeled by the 
name of the transaction scheme. 
 



























       The transaction schemes PMB1 is identical to the transaction scheme PMB2 
except the processor p1 is replaced by processor p2 due to the similar behavior of the 
two processes. This is true also for the transaction schemes PE1 and PE2 and for Pl1 
and Pl2 for the same reason. The transaction scheme PMB1 was shown in Figure 3.3. 
p1 








PMB2 Pl2 PE2 




     p1 
¬p1.data 
env-no-request 
     p1 
¬p1.data 
Transaction Scheme PE1 
p1.data 
    p1 
  no-op 
 Transaction Scheme Pl1 
Figure 3.5 Local Choices and Environmental Interaction in Transaction Schemes of 
Figure 3.4  
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There are three transactions in this scheme. Here the variable data in processor p1 
holds when p1 has data and the variable free in bus controller holds when the bus is 
free to transfer data. Once the data transfer is completed, the variable free in bus 
controller is set to free. In this example, it is assumed that the bus is released after each 
access and only the write transfer is shown (not the read request). The transaction 
schemes PE1 and Pl1are local transaction schemes in the sense that in these schemes 
only one processor namely p1 takes part in. They are shown in Figure 3.5. When the 
processor p1 has no data to transfer then the scheme PE1 is executed. The selection of 
which of the two MSCs in this scheme will be executed is dependent on the 
environment. If the environment (the application running on the processor) has data to 
transfer then p1.data is set and left side MSC is selected and executed, otherwise  
p1.data remains reset and the MSC on the right hand side is selected to execute. When 
the processor p1 has data to transfer then the scheme Pl1 is executed. It consists of 
only one MSC which has only one internal action (no-op). In this example, after the 
execution of either of the schemes PE1 or Pl1, then next scheme to be executed is 
PMB1. In general, however, this branching of the control flow could lead to different 












































Translating CTP into SMV 
We now describe how to translate CTP specifications into SMV programs for 
verification. The CTP model is described by a textual input file and the target is to 
build the corresponding SMV program for it to be used for verification. This chapter 
describes this translation of the CTP model into SMV. We describe the syntax for 
writing the CTP input file and mapping this input file to target SMV file. 
 
4.1 Syntax of CTP input file 
The CTP model is expressed as a textual input file. The syntax for writing the input 
file and description of the input file with a simple example are the main contents of 




S   → CTP ctp-name { proc-dec-part   trans-sch-dec-part } 
proc-dec-part  → proc-dec-part  proc-dec | proc-dec 
proc-dec  → PROCESS process-name { 
        var-dec-part 
        equation-part   } 




type   → basic-type | enum-type | array-type 
basic-type  → range-type | BOOLEAN 
enum-type  → { id-list } 
id-list   → identifier (, identifier)+ 
array-type  → ARRAY range-type OF basic-type 
range-type  → interger-const .. interger-const 
var-dec-part  → var-dec-part var-dec; | ε 
var-dec  → type-id : id-list 
equation-part  → EQUATION id-list; 
trans-sch-dec-part → trans-sch-dec trans-sch-dec-part | trans-sch-dec 
trans-sch-dec  → SCHEME trans-schm-name { trans-list } 
trans-list  → trans-dec trans-list | trans-dec 
trans-dec  → TRANSACTION trans-name { 
         AGENTS { agent-list } guard-section ; } 
        | TRANSACTION trans-name { AGENTS { agent-list }  
guard-section  → GUARD guard ; 
agent-list  → agent-list agent | agent 
agent   → process-name : event-list 
event-list  → event , event-list | event ; 
event   → send(mesg-id, var) | send(mesg-id, const, type) |  
                                         recv(process-name.mesg-id) | {action} 
action-atom  → simple-stmt ; | if-stmt 
action   → action action-atom | action-atom 
simple-stmt  → var := expr | var :=DIN 
expr   → expr [* | / | &] F | F 
F   → F + G | F - G | F | G 
G   → G mod H | H 
H   → H RelOp I | I 
I   → ~I | -I | (expr) | var | const 
const   → integer-const | boolean-const 
guard   → guard & guard-atom | guard-atom | (guard-atom) 
guard-atom  → ~prop | prop 
prop   → prop or prop-atom | prop-atom 
prop-atom  → scoped-var relop const | scoped-var relop scoped-var |  
                                         scoped-var 
relop   → = | < | > | ≤ | ≥ | != 
if-stmt   → IF expr { action } | IF expr action-atom | IF expr {action} 
                                         ELSE {action}      
var   → identifier | identifier[identifier] | identifier [integer-const] 
scoped-var  → process-name.var 
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ctp-name  → identifier 
process-name  → identifier 
trans-name  → identifier 
mesg-id  → identifier 
 
At this point, let us describe the input file with the following simple example shown in 
Figure 4.2.  
 
 
ctp cpu_bus_mem { 
            process cpu {     //process declaration 
0..7 : addr_buf, data_buf;     //range type variable 
boolean: status; 
equation T1;     //transaction scheme 
} 
            process bus {     //process declaration 
… … … … … … .. //variables and transaction scheme declaration    
} 
            process mem{     //process declaration 
            … … … … … .. //similar 
} 
scheme T1 {     //start of transaction scheme T1 
transaction transfer {     //one transaction ‘transfer’  
agents {     // agents of this transaction (‘cpu’  and ‘bus’ ) 
     cpu : send(req,1,boolean),     // send event 
              recv(bus.ack),     //recv event 
      {status:=din;};     //internal action  
     bus : recv(cpu.req),  
              send(ack,0,boolean); 
    } 
guard  ~bus.ready  & cpu.status;     //guard for this transaction 
    }     //end of this transaction 
transaction not_transfer { 
         … … … … … … … . //similar 
} 
}     //end of transaction scheme T1 
scheme T2{     //start of transaction scheme T2 
           … … … … .. 




}     // end of transaction scheme T2 
}     //end of input file 
 
 
       The file starts with the keyword ctp followed by the name of the CTP model 
(cpu_bus_mem in the example).  
       The processes are the components of the CTP system model. The ‘cpu’ , ‘bus’  and 
‘mem’  are the processes in the ‘cpu-bus-mem’  example. The variables declaration part 
of each process contains the variables which are used to store the messages received 
from other processes and also the local variables to perform internal actions. The types 
supported are boolean, range, enumeration and arrays of these basic types. The 
‘equation’  of a process describes the order in which it will take part in various 
transaction schemes and is declared in the input language using the equation construct. 
Thus we assume that in this restricted version of CTP, the control flow within each 
process is cyclic.  
       The Transaction Scheme part contains the description of each transaction scheme 
and is described using the scheme construct. Each scheme consists of one or more 
transactions where each of the transactions is modeled as a guarded MSC. The 
transaction executes only if its guard is true.  
       In each transaction the participating processes are declared using the agents 
construct. The actions of each process in this transaction are also defined here. These 
actions can be sending or receiving of messages or internal actions as described below. 
• A send action consists of a message id (which should be unique both in sender 
and receiver), the value to be sent (can either be a boolean/integer constant or a 
variable of suitable type) and the data-type of value. The data-type is required 
in the send declaration in order to determine which port the data is being sent 
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on. As for example, the integer value 1 can represent a boolean value or a value 
of type range[n1..n2]. This allows us to enforce type matching on the sender 
and receiver ends i.e. if a process p sends a message x and a process q receives 
this message as y, it is expected that the data-types of x and y to be the same. 
• A receive declaration recv specifies message-id and the process from which the 
message is received. One special variable called din stores the value of the 
messages received. This is necessary for the local resolution of the conflicts in 
the processes. This variable is the key to get all the necessary values from other 
processes to the current process to decide on the resolution condition. The 
assumption here is that a process receives all the variable values through din to 
decide on a resolution condition. The variable din is struct type which has a 
field for each of the data-types used in a CTP input file. It also contains a field 
for storing the data-type of the last message received. A process can use the 
value of a received message by assigning din to a variable. Since there is only 
one din variable per process, it should be made sure to use the received value 
before it is over-written by another ‘receive’  message. 
• An internal action is specified by enclosing a set of sequential statements (like 
checking of a logical condition, assigning a value to a variable etc.) within 
parenthesis. Needless to say, an internal action should involve only the local 
variables of the process and the special variable din. 
       The guard of each transaction consists of propositions of all the processes in that 
transaction. In a guard, it is not expected to compare the values of variables of different 
processes (variables within same process can be compared). It is expected that all the 
transactions within a transaction scheme can be distinguished for a particular process 
by the variable/variables of that process in the guards of the transactions.  
 36 
4.2 Mapping CTP input file to SMV file 
 
 
In this section, we describe the mapping of CTP input file to the target SMV file. One 
module for each of the processes in the CTP input file is created in the SMV file. The 
variables declared for a process in the input file are also in the corresponding module 
of that process in the SMV file. It is assumed that there are two queues for every 
ordered pair of processes which interact between themselves (p sends messages to q 
and also receives messages from q, so there are two queues for them). The sender 
enqueues messages and the receiver dequeues messages. A queue size (Q_SIZE) is 
defined and fixed for all processes. For the module of the process p, some boolean 
variables such as full_p_q, empty_q_p and some range type variable namely tail_p_q, 
head_q_p are declared where qp ≠  and ∈q  {set of all processes in CTP}. The range 
of these range type variables is from 0 to Q_SIZE-1. The initial values of the variables 
head_q_p and tail_p_q are set to zero. Every time when a message is received by 
process p from q, the next value of the variable head_q_p is set to (head_q_p+1) mod 
Q_SIZE and when a message is sent by p to q then the next value of variable tail_p_q 
is set to (tail_p_q+1) mod Q_SIZE. The variable full_p_q holds (((tail_p_q+1) mod 
Q_SIZE = head_p_q)) when the queue (for sending message) between p to q is full 
and hence no message can be sent further from p to q before the process q receives the 
message from p. Similarly, when empty_q_p holds ( head_q_p = tail_q_p ) then the 
process p has nothing from q to receive. A scalar type variable state (state: = {_p0, 
_p1, _p2, ………, _pn})  is declared for each process p which contains all the states 
that the process p can be in. The value of n is calculated from the total number of 
different events the process p takes part in.   
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4.3 Translator  
In the previous sections, we discuss the syntax of the CTP input file and the mapping 
of the CTP input file to the target SMV file. Now it is the time to look at the translation 
process of the CTP specifications into SMV. The first step is the standard lexical 
analysis. This is followed by a parsing step checking syntax. After the confirmation 
from the parser that the input file is grammatically right, the translation to the target 
code (SMV) starts. We briefly describe the lexical analyzer, syntactic analyzer (parser) 
and generation of SMV code in this section. 
 
4.3.1 Lexical Analysis 
JFlex is the lexical analysis tool used1 in the CTP-SMV translator. In addition to the 
lexical analysis, JFlex called by the parser (in this case the parser is Constructor of  
Useful Parser (CUP)1 which is paired with JFlex) does tasks such as i) the 
identification code with the token type of the recognized token is passed to parser, ii) 
the value of the integer literal and other information is passed to parser and iii) does 
the programmer coded actions after recognition of the token. The first of these three 
tasks is used for syntactic analysis discussed in the next section and the other two tasks 
help the parser to generate the target code. 
       The valid lexical tokens of the CTP input specifications are written in the file 
‘lexer.flex’  from which a java version (‘MyScanner.java’ ) of the lexical analyzer (also  
known as scanner) is created by the command ‘jflex lexer.flex’.  This ‘MyScanner.java’  
is the scanner or the lexical analyzer for the CTP input file. 
 
  
 1Used by Nikhil Jain and Pankaj Jain in the early stage of the translation process. 
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       Let us see the format of the specification (‘lexer.flex’ ) file. It is composed of three 
parts such as i) user code, ii) options and declarations and iii) lexical rules each divided 
by the sign %%.  
       Let us see the first section ‘user code’ . In this section, the package and import 
statements are written that should be exactly at the top of the generated scanner class 
(‘MyScanner’ ) i.e. the text up to the first line starting with %% (starting of the second 
section) is copied verbatim to the top of the scanner class. For the CTP, this section 
contains i) import java_cup.runtime.*; ii) import JFlex.*; and iii) import java.util.*; 
       The second section ‘options and declarations’  is more interesting. It consists of a 
set of options, code that is included inside the generated scanner class (‘MyScanner’ ), 
macro declarations and lexical states. Every option begins a line of the specification 
and starts with a % sign. Some of the options used in lexer.flex are %class MyScanner, 
%line, %column, %cup etc. The option, class MyScanner creates the class with the 
name ‘MyScanner’  and writes the code in ‘MyScanner.java’ . The line and column 
options switch line and column counting on respectively (current line and column 
number are accessed by the variables yyline and yycolumn respectively).The option 
cup switches to CUP compatibility mode to interface with a CUP generated parser. 
The code that needs to be added verbatim in the scanner class is written after the 
option declaration in %{… .%}. The specification continues with the macro 
declarations. Macros are regular expressions, used to make lexical specifications easier 
to read and understand. A macro declaration consists of a macro identifier followed by 
=, then followed by the regular expression it represents. This regular expression may 
itself contain macro usages. The last part is the lexical state declaration: %state 
STRING declares a lexical state STRING that can be used in the ‘lexical rules’  part of 
the specification. A state declaration is a line starting with %state followed by a space 
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or comma separated list of state identifiers. There can be more than one line starting 
with %state.   
       The last section ‘lexical rules’  contains the regular expressions and actions that are 
to be executed in the case when the scanner matches the associated regular expression.  
These actions (like Java code fragment) can be attached to each regular expression. 
Actions may be printing something out or returning the token that the scanner sends to 
the parser such as "+"    {return symbol(sym.PLUS,yytext());}. It is allowed in JFlex to 
refine the specification by defining special lexical states used as start conditions. 
YYINITIAL is a predefined lexical state and is also the state in which the lexer begins 
scanning. An example of this state is <YYINITIAL> "ctp"     {return 
symbol(sym.CTP);}. 
        
4.3.2 Syntactic Analysis 
The syntactic analyzer checks if the file is organized according to the grammar once 
the lexical analyzer assures that all the tokens are valid in the source file. For example, 
the lexical analyzer may pass the five valid tokens such as guard { transaction agents } 
to the parser. But the parser sees it as invalid organization.  
       As stated earlier, CUP is used as the parser for CTP-SMV translation. The CUP 
with its usual task, does one additional job and that is it can perform any code the 
programmer wants to encode upon recognizing a valid grammatical construct. This 
helps generating target code in two ways i) the generated code is written to a file to be 
executed later and ii) the generated code is executed during parsing. 
       The syntactic structure of the CTP source file is written in the file ‘grammar.cup’  
from which some files are produced by the command java java_cup.Main < 
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grammar.cup. On of these files is parser.java and it is the syntactic analyzer (parser) 
for our CTP specification file. 
       Now let us discuss the contents of *.cup file (‘grammar.cup’  in the CTP case). 
There are five sections in a specification such as i) package and import specifications, 
ii) user code, iii) terminal and non-terminal lists, iv) precedence and associativity of 
terminals and  v) grammar. Each of these parts must appear in order. At the end of a 
successful parse, CUP returns an object of type java_cup.runtime.Symbol. 
       The first section ‘package and import specifications’  provides preliminary and 
miscellaneous declarations to specify how the parser is to be generated and supply 
parts of the runtime code. A specification starts with optional package and import 
declarations. These have the same syntax and play the same role as the package and 
import declarations found in a normal Java program. In the ‘grammar.cup’  file, only 
two import specifications such as import java_cup.runtime.* and import java.util.* are 
used.  
       After the optional package and import declaration, a series of optional declarations 
‘user code’  which let user code to be included as part of the generated parser is written. 
The format of this declaration is action code {: … :};  where {: … :} is a code string 
whose contents will be placed directly within the action class declaration. Following 
this ‘action code’  is another optional declaration namely ‘parser code’  can be used to 
allow methods and variable to be placed directly within the generated parser class. The 
format of this declaration is similar to the ‘action code’  declaration and is in the form 
parser code {:… :};. It mainly contains the error message. There are some more 
optional declarations in the first section of the specification but those are not needed to 
be used in ‘grammar.cup’ .  
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       After the user supplied code, the first essential part of the specification comes and 
it is terminal and non terminal lists. These declarations are responsible for naming and 
supplying a type for each terminal and non-terminal symbol that appears in the 
grammar. The syntax terminal classname name1, name2… … is used to declare the 
terminal list. Here classname is the type of the object such as String, Integer etc. The 
terminal which is not declared with the class name provides nothing to the scanner to 
pass to the parser. Non terminal is declared in the same manner with the word non 
terminal in place of terminal. Some terminals in CTP are terminal Integer 
INTEGER_LITERAL, terminal Boolean BOOL_LITERAL, terminal CTP, PROCESS, 
LEFT_BRACE etc. and some non terminals are non terminal Ctp S, non terminal 
proc_dec_part, proc_dec etc. 
       The precedence and associativity of terminals are stated after the terminal and non 
terminal declaration. It is also an optional section.  This section is used to deal with the 
parsing problem of ambiguous terminals. In lieu of using this section, the grammar can 
be constructed in such a manner so that it is not ambiguous.  
       The last and final section is the grammar that contains the grammar for the parser. 
Each production in the grammar has a left hand side non terminal followed by the 
symbol ::=, which is then followed by a series of zero or more actions, terminal, or 
non terminal symbols, followed by an optional contextual precedence assignment, and 
terminated with a semicolon. Each symbol on the right hand side can optionally be 
labeled with a name. Label names appear after the symbol name separated by a colon. 
Label names must be unique within the production and can be used within ‘action 




4.3.3 Generating SMV code 
After the scanning and parsing, the final task for the translation process is to create the 
target code i.e. SMV code. The language used for this task is Java. 
       Let us look at the Main class of the implementation. Before starting the class 
Main, the class java.io.* is imported. The Main class is then declared. In this class, the 
method main is declared where the parser is called to analyze the CTP specifications 
(input file) syntactically. The parser then calls the scanner that analyzes the input 
lexically, at the time the parser requires the next lexical token of the input file. This is 
done in the try block shown below: 
  try{ 
       parser p = new parser(new MyScanner(new FileReader(argv[0]))); 
       p.parse(); 
  } 
 
The try block means that if something fails then the program exits that block. In the 
first line of the try block, creates a new parser object and the second line starts the 
parser. 
       In the main method there is a catch block after the try block. This catch block 
takes the exception, the reason why try block fails and to clean up errors occurred 
before the program quits. This is the completion of the Main class.  
       Several classes are designed and implemented to generate the SMV code. Among 
them the following are some important classes. 
 i) Ctp.java: An object of this class represents the CTP model. 
 ii) Scheme.java: An object of this class represents a transaction scheme of the 
CTP model.   
iii) Process.java: An object of this class represents a process of the CTP model. 
It holds all the local variables and equation of this process and the methods that 
are called by the Ctp.java to generate the SMV code for this process. 
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 iv) Transaction.java: An object of this class represents a transaction in a 
transaction scheme. 
 v) Node.java: An object of this class represents the node in the tree where a tree 
is a different representation of the Event Structure of a process that gives the 
sequence in which the SMV code for a process has to be generated. 
       Now let us look at the way of creating the SMV code for a process briefly. A 
separate event structure is generated for each process for each scheme, and these 
event-structures are then concatenated together according to the equation of each 
process. Suppose the event structure for the process P for the scheme S is to be 
generated. Let the transactions of S in which P is an agent be Tp1 ,Tp2 , . . .Tpn . For 
generating the event structure, each transaction is projected (accumulating all its 
actions and guards) onto P. Thus a list of propositions Gp1 ,Gp2 , . . .Gpn (the guard of 
this process is simply the conjunction of these propositions) and a list of event-
sequences Ep1 ,Ep2 , . . .Epn  are achieved.  
       Now the leading (first event in the list) event of each transaction (projected on P) 
is examined and the transactions with same event are grouped into one list. If there is 
more than one group i.e. there exist at least two transactions which differ in the leading 
event then it is understood that the transactions are not isomorphic. Hence these groups 
are labeled as ‘positive’  and ‘negative’  based on the leading atomic proposition of their 
guards. For instance, suppose the groups {Tp1 ,Tp3}, {Tp4} and {Tp2 ,Tp5} are made by 
comparing the leading event. Suppose the leading atomic proposition is p (or ~p). 
Then each transaction in a particular group should have the exactly same sign of the 
proposition. Furthermore, different groups with the same sign of p are merged together 
and the whole process is repeated i.e. if the leading proposition were {p.v1, ~p.v1, 
p.v1, p.v1,~ p.v1} in the above example, then the new groups will be {Tp1, Tp3, Tp4} 
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and {Tp2, Tp5}. The group {Tp1, Tp3, Tp4} is made based on the same value p.v1 and the 
group {Tp2, Tp5} is made based on the same value ~ p.v1.  In the generated code, value 
of variable v1 is checked at this place to determine whether the next event should be as 
dictated by {Tp1, Tp3, Tp4} or {Tp2, Tp5}.  
       If all the transactions initially have the same leading event, then their second 
events are looked at in order to form groups and so on. Thus the algorithm consists of 
two distinct steps. 
1. Identify the point where event structures of transactions begin to differ.  
2.  Identify the proposition based on which the process will make a local decision 
as to which transaction is to be followed. We may need to look at more than 
one proposition to uniquely identify the transaction.   
       The states in translated code correspond to each action of a process. As an 
optimization, a sequence of actions for which no guards have to be evaluated in 
between, can be collapsed into one state. 
       In the translated SMV code, message passing is handled using bounded length 
queues (whose length can be given as a parameter during translation phase). The 
blocking semantics is followed in case of full or empty queues. 
       An alternative way to generate the SMV code may be: (i) construct the ES 
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Modeling the AMBA Bus Protocol through CTP 
Model 
 
In this chapter, we model the data communication between two processes through a 
bus. We choose the Advanced Micro-controller Bus Architecture (AMBA) bus 
protocol used in ARM system-on-chip design [17]. The specifications of this CTP 
model is translated into SMV via CTP-SMV translator discussed in chapter 4. In the 
next chapter, we discuss the verification of this model using SMV.  
 
5.1 Introduction to AMBA Bus 
An Advanced High-speed Bus (AHB) and an Advanced Peripheral Bus (APB) which 
are connected through a bus bridge are the main components of the AMBA bus. The 
AHB can connect many masters and slaves but not more than one master selected by 
arbiter can have bus access at a time. The AHB-APB bridge is the only master while 
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some low performance peripherals in APB are slaves for APB. The bridge also acts as 
a slave to AHB.  
      After getting the bus access, a master can perform burst transfers in AMBA bus. 
The individual transfers in a burst are known as beats. Pipelining is used in the case 
where the address and the data of the different beats in a single burst need to be 
transferred. Suppose the master intends to transfer (a1, d1), (a2, d2) and (a3, d3) to slave. 
This is a request to write data d1, d2 and d3 into addresses a1, a2 and a3 respectively. The 
transfer over the address and the data lines proceeds as follows: 
   Clock Cycle: 1 2 3 4 
   Address: a1 a2 a3 - 
   Data:  - d1 d2 d3 
 
It is seen that the address and data phases of successive beats in a burst can overlap 
because the address ai+1 and the data di are transferred in the same clock cycle over the 
address and data lines. For this reason, there is a need for adding wait cycles. The 
following is the case of data transmission with the wait cycle. 
   Clock Cycle: 1 2 3 4 5 6 
   Address: a1 a2 a2 a2 a3 - 
   Data:  - d1 d1 d1 d2 d3 
 
Here data d1 is transferred after two wait cycles. During these wait cycles, the sender 
(master) keeps on transmitting a2 as address and d1 as data; otherwise the 
correspondence between address and data is lost. 
       When a master encounters a fixed number (threshold) of wait cycles say maxwait, 
the AMBA bus protocol then releases the access to another master. It is done due to 
avoid the excessive time lost in wait cycles. In this circumstance, the slave informs the 
arbiter that it is currently unable to serve the master. This suspending of the 
transmission for time being and starting it later is known as split transfer.  
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5.2 The CTP model 
As stated earlier, we model the AMBA bus protocol via CTP model. We discuss this 
modeling in this section.  
       We call the sender of the data communication the master and the receiver the 
slave. The model is composed of five processes that execute in parallel. These are the 
master component P
m
, interface of the master I
m
, the bus controller BC, interface of the 
slave component I
s
 and the slave component P
s
. 
       In this model, the master P
m
 wants to send data to the slave P
s
. The master P
m
 
enqueues data into the queue of the master interface I
m
 which requests the bus 
controller BC for the bus access. Getting the access, if the slave interface I
s
 is ready, I
m
 
sends the data to the slave interface which finally dequeues data to the slave P
s
. Some 
of the remaining materials are prepared based on [18]. 
      Now we model each of the five processes. In this case, all the processes are cyclic 
i.e. each process repeats a sequence of transaction schemes. If we indicate a sequence 
of two transaction schemes T1 and T2 by 21 TT $  then the processes can be described by 
the following simple recursive equations.  




 $  Enqueue
m






 $  Request $  Transfer $  I
m
 
BC = LocalBC $  Request $  Transfer $  BC 
I
s
 = Transfer $  Dequeue
s







 $  Local
s





       In each of the local transaction schemes namely Local
m
, LocalBC and Locals, only 
one process takes part in. These processes are P
m
, BC and P
s
 for the transaction 
schemes Local
m
, LocalBC and Locals respectively. These processes only perform some 
internal actions in these transaction schemes. The transaction scheme mLocal  is shown 
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in the Figure 5.1. The boolean type variable status in process P
m
 means that the process 
is ready for enqueuing data. When P
m
.status holds then it has nothing to do in this 
scheme and hence a no-op is performed. In the CTP input file, a no-op is shown as an 
internal action that assigns a junk value to a junk variable. When the status of the 
process is not true then depending on the environment (the application running on the 
process), the status is set to true (when data is available). It is needless to say that 
when there is no data available (no environment request), the status remain false as the 
internal action status: =true cannot occur before env-req.  Actually there is at present 
no notion to describe this environmental request in the CTP file. So, the internal 
actions of the left hand side are some junk assignments. The other two local 
transaction schemes such as BCLocal  and sLocal are similar to the scheme mLocal  
expect the name of P
m
 and the local variable (for BC, the variable used is grant and for 













       The transaction scheme Enqueue
m
 indicates the enqueuing data from the master P
m
 
into the queue of the master interface I
m
. This scheme is shown in Figure 5.2. This 
scheme happens when the status of  the master P
m
 is true. When the master interface 































       The scheme Request involves I
m
 and BC. This scheme shown in Figure 5.3 denotes 
request made for the access of the bus by the master interface to the bus controller BC. 
When the variable status of the master interface I
m
 is true then I
m
 requests the bus for 
the bus access. If BC.grant is true i.e. if the bus controller can grant the access to the 
master interface then I
m 
sets true to status (left MSC) else false is set to status (right 
MSC). Note that the variable status of I
m
 is used in the scheme Transfer to indicate that 
it has bus access or not while the variable ready of I
m
 is used in the scheme Enqueue
m.
 















 and BC. Before describing the transactions in this scheme, let us present some 
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Figure 5.3 Transaction scheme Request 
 



































more local variables of these processes that are not used in the previous schemes. First, 
we present the variables of I
m
. The variable data_sent holds the data being sent and the 
variable wait_data holds the data that cannot be sent due to the wait cycle. Similarly 
wait_addr holds the address that cannot be sent for the wait cycle. Second, we describe 
the variables of I
s
. The maxwait is the variable that is fixed and indicates after how 
many wait cycles the bus access to the master will be suspended. We fix it 3. The 
variable waitcnt holds the number of wait cycles encountered. Its range is from 0 to 
maxwait. The variables addr_rcvd and data_rcvd hold the address and data 
respectively received from I
m. 
Last, the variables of BC are stated. It has two variables 
namely grant and split. Both are of boolean type. The variable grant holds when it can 
give bus access to the requested master and split holds when I
s
 informs BC that waitcnt 
exceeds maxwait.  
       The transaction normal data transfer in this scheme is shown is Figure 5.4.  When 
the variable status of I
m





status holds when I
s
 can accept data/address from I
m
 i.e. its queue is not full) and 
waitcnt is 0, then the normal data transmission occurs.  
       Certainly the variable grant of BC needs to hold (as I
m
.status holds) and split needs 
to be false. As there is no interaction of BC in this transaction, we have not seen it in 
the figure. It can be seen with a no-op in its life line. For the same reason, we have not 
added the variables of BC in the guard section. This is true for all the other transactions 
in this scheme where we do not include its variables in guard. 
       As stated earlier, a process needs to identify all the transactions in a scheme by its 
variables used in the guards to easily calculate the next state and action of it in its 
module created in SMV. In I
m,
 an additional variable g1 of type boolean is introduced 
for this reason. Besides it has been stated in the last chapter that when a send action is 
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to be performed, an additional condition must be fulfilled (checked in translated SMV 
code) that the queue (that holds send information) must not be full and similarly for a 
receive action the corresponding queue must not be empty. These conditions are not 











       The transaction initiation of wait cycle is shown in Figure 5.5. Here I
m
 has the bus 
access but the queue of I
s
 is full. So, the wait cycle starts. In this case, the variable 
waitcnt is increased by one. As in SMV, the recursive increment (waitcnt:= waitcnt+1) 
is restricted, the value of waitcnt is sent to I
m
 and received it from I
m
 in aother variable 
in I
s 
say count and finally performed the internal action waitcnt:=count+1 in I
s.
 The 
same procedure is followed in other transaction where this type of internal action 
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   In the third transaction, we model the case where the master is passing through wait 
cycle. In this case the status of I
s
 is still false (its queue is full) and the increment of 
waitcnt is going on. This transaction is shown in Figure 5.6. In this case the value of 










       The last transaction is the initiation of splitting shown in Figure 5.7. In this case 
waitcnt reaches the maxwait and hence the slave interface I
s
 notify the bus controller to 
set the truth value to its variable split. This transaction is the only transaction in 










Figure 5.5 Transaction initiation of wait cycle in scheme Transfer  
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 waitcnt:=waitcnt+1 
Figure 5.6 Transaction wait cycle in scheme Transfer  
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transfer scheme in which the bus controller participates. In the process I
s,
 the value of 
















 denotes the dequeuing of 
data from the queue of the slave interface I
s
 by the slave P
s
. This scheme is shown in 
Figure 5.8. When the variable status of the slave is okay then it can get or cannot get 
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Figure 5.7 Transaction initiation of splitting in scheme Transfer  
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 the special 
variable din stores the positive or negative acknowledgements arrived from the 
requested side. The receiving end of the acknowledgement thus sets true to its variable 
status for the left transaction (MSC) and false for the right transaction (MSC). In the 
CTP-SMV translator, the next state (which action to be performed) for the receiving 
end process is determined depending on the value of the status.  As the variable status 
is read from the guard of the transaction in the translator to determine the next state for 
a process, the guard for these acknowledgement receiving end processes is written in 
the corresponding form (negation for the negative acknowledgement (right MSC), 
positive for the positive acknowledgement (left MSC)) in the CTP specification file. 
This is true also for the internal actions {g1:=din} and {status:=din} in the transactions 
of the scheme Transfer. This is to facilitate distinguishing all the transactions in a 
scheme by the guard value of a specific agent for that specific agent in the scheme thus 
calculating the next state effectively.  
       As a matter of fact, the AMBA bus protocol is intended for interaction among 
multiple masters and multiple slaves. We model only one master and one slave here. 
However, all the features of multi-component interaction have been, in principle, 
captured. For example the suspension of the access of the bus to a master is to allow 
another master to take over the bus access. In our case, with one master we have still 


































In chapter 5, we have modeled the AMBA bus protocol via CTP model. We produce 
the SMV file for this model through the CTP-SMV translator discussed in chapter 4. 
Here we describe the verification issue of this model through SMV.  
 
6.1 Verification of the AMBA Bus Protocol 
Though the AMBA bus protocol involves several masters and several slaves, we only 
consider one master and one slave in our CTP model. With this constraint, we describe 
the verification of some properties of AMBA bus protocol in this section.  Some 
specifications verified via SMV are stated below. Each specification is followed by the 
meaning of the specification which is followed by the SMV result. Then the 
 58 
explanation of the result is stated.  The counterexample for the specification that is 




Meaning:   
This specification states that there exists a computation path where in some 
future state BC.grant holds. This specification checks if the bus controller can 
grant the bus access to the master in some future time in at least one execution. 
SMV Result: 
This specification is true.  
Explanation of SMV result: 
It confirms that the master need not be in starvation as it can get the bus access 
in some future time. 
Specification 2: 
AF BC.grant 
Meaning:   
This specification states that in every path there is a state in future where 
BC.grant holds. This specification checks if the bus controller can grant the bus 
access to the master in future for every possible path. 
SMV Result: 
SMV shows that this specification is false.  
Explanation of SMV result: 
SMV proves that the master cannot get the bus access along all its paths in 
some future time. Here the property AG AF BC.grant is also false i.e. the bus 
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grant does not occur infinitely often. Similar to specification 2, the 
specifications AF I
s
.status and AF I
m
.ready are false. The counterexamples 
produced by the SMV for these properties contain only one step in the ‘trace’  
page in the SMV Windows, from which the transition sequences that make the 
properties false are hard to find out and describe. 
Specification 3: 
EG BC.grant 
Meaning:   
This specification states that there exists a path where in all the states along that 
path BC.grant holds. It verifies if the bus controller can grant the bus access to 
the master in all the states of any path. 
SMV Result: 
SMV shows that this specification is false.  
Explanation of SMV result: 
SMV proves that there is no path along which in all the states the master can 
get the bus access. Similarly the specifications EG I
s
.status and EG I
m
.ready are 
false. No counterexamples are generated for these specifications with the 
existential path quantifiers. The negation of the specification with the 
existential path quantifier will have a universal path quantifier. Therefore, no 





Meaning:   
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This specification states that there exists a path where in some future state 
I
s
.status holds. This specification checks if the slave interface I
s
 is capable of 
receiving data and address from the master interface I
m
 in some future time.  
SMV Result: 
SMV shows that this specification is true. 
Explanation of SMV result: 
SMV confirms that it is possible for the master interface to enqueue data and 
address into the queue of I
s





Meaning:   
This specification states that there exists a path where in some future state 
I
m
.ready holds i.e. it checks if the master interface I
m
 is able in future to receive 
data and address from the master.  
SMV Result: 
SMV shows that this specification is true.  
Explanation of SMV result: 
SMV confirms that the master can enqueue data and address into the queue of 














































We have presented our work on CTP model, a high level executable specification 
mechanism for modeling reactive systems that combines distributed control flow 
features with interactions refined as Message Sequence Charts (MSCs). In this chapter, 
we highlight the summary of our work and point some future research directions. 
 
7.1 Summary of our work 
 We have contributed to the following main tasks: 
• Formulation of the syntax of the CTP input file that specifies the behavior of 
the CTP model. 
• Construction of a CTP-SMV translator that translates the CTP specifications 
into SMV programs. The SMV is the well known model checking tool based 
on CTL. These SMV programs then formally verify the properties of the CTP 
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model.   
• Modeling the major features of the AMBA bus protocol though CTP model. 
• Automatic verification of some properties of above stated protocol using the 
SMV program produced by the CTP-SMV translator. 
7.2 Future work 
We see many further possibilities to continue this work. Some of the important works 
that may be investigated in future are the following: 
• The current restriction on the guards of the transactions within a transaction 
scheme can be removed for more flexible way of specifying the CTP 
specifications.  
• The states for a process in translated code of SMV program correspond to each 
action of that process. As an optimization, a sequence of actions for which no 
guards have to be evaluated in between, can be made into one state. 
• Another interesting issue to pursue is to translate the CTP model into another 
powerful model checking tool SPIN. The CTP specifications can also be 
translated into Hardware Description Language (HDL) like verilog or VHDL. 
• Presently, the CTP model is in active developing state. So, some more features 
like timing constraints can be added in this model. 
• Another interesting related problem is the issue of quasi-static schedulability as 
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